The combination of gates shown in figure represents a
NAND gate
NOR gate
AND gate
OR gate
Y=A¯·B¯¯=A+B¯¯=A+B→ OR gate